Low Power Spectral Analysis for Built in Self Test by Using System on Chip
نویسندگان
چکیده
The Fast Fourier Transform Algorithm is used for Time to Frequency transform in the receiver side for spectral analysis in the communication. In the 4th Generation, the presence of multiple tones requires fine frequency tuning, which imposes the use of a large number of FFT points. FFT analysis is based on the coherent sampling, but it requires a significantly smaller number of points to make the FFT realization more suitable for on-chip built-in testing and calibration applications that require area and power efficiency. Due to large number of FFT points, more butterfly units are required that leads to large numbers of spectrum with testing complexity. Since all the processing elements are inside a single chip, there is a possible to get distortion. To get the accurate signal, we are using March Calgorithm with reconfigurable Pulse Width Controller is proposed makes way to reduce FFT points with address repetition aware process. Thus the accuracy has been maintained.
منابع مشابه
Embedded Memory Test Strategies and Repair
The demand of self-testing proportionally increases with memory size in System on Chip (SoC). SoC architecture normally occupies the majority of its area by memories. Due to increase in density of embedded memories, there is a need of self-testing mechanism in SoC design. Therefore, this research study focuses on this problem and introduces a smooth solution for self-testing. In the proposed m...
متن کاملLow Power March Memory Test Algorithm for Static Random Access Memories (TECHNICAL NOTE)
Memories are most important building blocks in many digital systems. As the Integrated Circuits requirements are growing, the test circuitry must grow as well. There is a need for more efficient test techniques with low power and high speed. Many Memory Built in Self-Test techniques have been proposed to test memories. Compared with combinational and sequential circuits memory testing utilizes ...
متن کاملA Novel Power Efficient On-chip Test Generation Scheme for Core Based System-on-chip (soc)
In this paper, a modified programmable twisted ring counter (MPTRC) based on-chip test generation scheme is proposed. It is used as built-in-self-test (BIST) pattern generator for high performance circuits with simple test control. This method is used to achieve low power and reduced test time for digital circuits. The MPTRC module is designed with Cadence NClaunch platform using Verilog HDL an...
متن کاملNovel Spectral Methods for Built-In Self-Test in a System-on-a-Chip Environment
This new method of built-in self-test (BIST) for sequential cores on a system-on-a-chip (SOC) generates test patterns using a real-time program that runs on an embedded processor. Alternatively, the same program can be run on an external low-cost tester. This program generates patterns using circuit-specific spectral information in the form of one or more Hadamard coefficients. The coefficients...
متن کاملCounter / Generators for Low Power Memory BIST
In today’s Integrated Circuits (IC’s) designs Built-in Self Test (BIST) is becoming important for the memory which is the most necessary part of the System on Chip. The March algorithm has been widely used to test memory core of System on chip (SOC). LFSRs and counters are mainly used to generate the memory addresses, which can be serially applied to the memory cores under test. In this paper A...
متن کامل